| .. |
|
Modules
|
FIX: fixed wrong instantiation of SimpleFiFo
|
2014-02-08 21:42:33 +01:00 |
|
ALU.vhd
|
FIX: fixed file headers, added licence, formated code
|
2013-12-30 14:56:42 +01:00 |
|
clkDivider.vhd
|
some improvements
|
2013-07-26 12:33:01 +02:00 |
|
ClkEnable.vhd
|
some improvements
|
2013-07-26 12:33:01 +02:00 |
|
ControlUnit.vhd
|
FIX: fixed file headers, added licence, formated code
|
2013-12-30 14:56:42 +01:00 |
|
CPU.vhd
|
FIX: license and author information, signal name changes
|
2013-12-30 15:11:56 +01:00 |
|
cpupkg.vhd
|
some improvements
|
2013-07-26 12:33:01 +02:00 |
|
FetchDecode.vhd
|
FIX: fixed signal name changes
|
2013-12-30 15:11:22 +01:00 |
|
MemInterface.vhd
|
FIX: fixes and ADD: small assembler
|
2013-07-04 16:17:05 +02:00 |
|
MemoryMapper.vhd
|
FIX: fixed file headers, added licence, formated code
|
2013-12-30 14:56:42 +01:00 |
|
MMIO_Uart.vhd
|
FIX: found bug in Processor core
|
2013-07-29 09:25:06 +02:00 |
|
RAM.vhd
|
FIX: corrected description of RAM so, that block ram is used to implement it
|
2014-02-08 21:45:11 +01:00 |
|
RegFile.vhd
|
FIX: fixed file headers, added licence, formated code
|
2013-12-30 14:56:42 +01:00 |
|
SOC.vhd
|
ADD: rebuild to support different top modules for different FPGA boards
|
2014-02-08 21:41:57 +01:00 |
|
TBRechner.vhd
|
FIX: fixed working of TestBench
|
2014-02-09 13:56:47 +01:00 |
|
top_ml505.vhd
|
ADD: top module+ucf file for using processor on an ML 505 FPGA Board
|
2014-02-08 22:48:17 +01:00 |
|
top_spartan3e.vhd
|
ADD: rebuild to support different top modules for different FPGA boards
|
2014-02-08 21:41:57 +01:00 |
