diff --git a/src/Modules/UART/License b/src/Modules/UART/License new file mode 100644 index 0000000..d159169 --- /dev/null +++ b/src/Modules/UART/License @@ -0,0 +1,339 @@ + GNU GENERAL PUBLIC LICENSE + Version 2, June 1991 + + Copyright (C) 1989, 1991 Free Software Foundation, Inc., + 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA + Everyone is permitted to copy and distribute verbatim copies + of this license document, but changing it is not allowed. + + Preamble + + The licenses for most software are designed to take away your +freedom to share and change it. By contrast, the GNU General Public +License is intended to guarantee your freedom to share and change free +software--to make sure the software is free for all its users. This +General Public License applies to most of the Free Software +Foundation's software and to any other program whose authors commit to +using it. (Some other Free Software Foundation software is covered by +the GNU Lesser General Public License instead.) You can apply it to +your programs, too. + + When we speak of free software, we are referring to freedom, not +price. Our General Public Licenses are designed to make sure that you +have the freedom to distribute copies of free software (and charge for +this service if you wish), that you receive source code or can get it +if you want it, that you can change the software or use pieces of it +in new free programs; and that you know you can do these things. + + To protect your rights, we need to make restrictions that forbid +anyone to deny you these rights or to ask you to surrender the rights. +These restrictions translate to certain responsibilities for you if you +distribute copies of the software, or if you modify it. + + For example, if you distribute copies of such a program, whether +gratis or for a fee, you must give the recipients all the rights that +you have. You must make sure that they, too, receive or can get the +source code. And you must show them these terms so they know their +rights. + + We protect your rights with two steps: (1) copyright the software, and +(2) offer you this license which gives you legal permission to copy, +distribute and/or modify the software. + + Also, for each author's protection and ours, we want to make certain +that everyone understands that there is no warranty for this free +software. If the software is modified by someone else and passed on, we +want its recipients to know that what they have is not the original, so +that any problems introduced by others will not reflect on the original +authors' reputations. + + Finally, any free program is threatened constantly by software +patents. We wish to avoid the danger that redistributors of a free +program will individually obtain patent licenses, in effect making the +program proprietary. To prevent this, we have made it clear that any +patent must be licensed for everyone's free use or not licensed at all. + + The precise terms and conditions for copying, distribution and +modification follow. + + GNU GENERAL PUBLIC LICENSE + TERMS AND CONDITIONS FOR COPYING, DISTRIBUTION AND MODIFICATION + + 0. This License applies to any program or other work which contains +a notice placed by the copyright holder saying it may be distributed +under the terms of this General Public License. The "Program", below, +refers to any such program or work, and a "work based on the Program" +means either the Program or any derivative work under copyright law: +that is to say, a work containing the Program or a portion of it, +either verbatim or with modifications and/or translated into another +language. (Hereinafter, translation is included without limitation in +the term "modification".) Each licensee is addressed as "you". + +Activities other than copying, distribution and modification are not +covered by this License; they are outside its scope. The act of +running the Program is not restricted, and the output from the Program +is covered only if its contents constitute a work based on the +Program (independent of having been made by running the Program). +Whether that is true depends on what the Program does. + + 1. You may copy and distribute verbatim copies of the Program's +source code as you receive it, in any medium, provided that you +conspicuously and appropriately publish on each copy an appropriate +copyright notice and disclaimer of warranty; keep intact all the +notices that refer to this License and to the absence of any warranty; +and give any other recipients of the Program a copy of this License +along with the Program. + +You may charge a fee for the physical act of transferring a copy, and +you may at your option offer warranty protection in exchange for a fee. + + 2. You may modify your copy or copies of the Program or any portion +of it, thus forming a work based on the Program, and copy and +distribute such modifications or work under the terms of Section 1 +above, provided that you also meet all of these conditions: + + a) You must cause the modified files to carry prominent notices + stating that you changed the files and the date of any change. + + b) You must cause any work that you distribute or publish, that in + whole or in part contains or is derived from the Program or any + part thereof, to be licensed as a whole at no charge to all third + parties under the terms of this License. + + c) If the modified program normally reads commands interactively + when run, you must cause it, when started running for such + interactive use in the most ordinary way, to print or display an + announcement including an appropriate copyright notice and a + notice that there is no warranty (or else, saying that you provide + a warranty) and that users may redistribute the program under + these conditions, and telling the user how to view a copy of this + License. (Exception: if the Program itself is interactive but + does not normally print such an announcement, your work based on + the Program is not required to print an announcement.) + +These requirements apply to the modified work as a whole. If +identifiable sections of that work are not derived from the Program, +and can be reasonably considered independent and separate works in +themselves, then this License, and its terms, do not apply to those +sections when you distribute them as separate works. But when you +distribute the same sections as part of a whole which is a work based +on the Program, the distribution of the whole must be on the terms of +this License, whose permissions for other licensees extend to the +entire whole, and thus to each and every part regardless of who wrote it. + +Thus, it is not the intent of this section to claim rights or contest +your rights to work written entirely by you; rather, the intent is to +exercise the right to control the distribution of derivative or +collective works based on the Program. + +In addition, mere aggregation of another work not based on the Program +with the Program (or with a work based on the Program) on a volume of +a storage or distribution medium does not bring the other work under +the scope of this License. + + 3. You may copy and distribute the Program (or a work based on it, +under Section 2) in object code or executable form under the terms of +Sections 1 and 2 above provided that you also do one of the following: + + a) Accompany it with the complete corresponding machine-readable + source code, which must be distributed under the terms of Sections + 1 and 2 above on a medium customarily used for software interchange; or, + + b) Accompany it with a written offer, valid for at least three + years, to give any third party, for a charge no more than your + cost of physically performing source distribution, a complete + machine-readable copy of the corresponding source code, to be + distributed under the terms of Sections 1 and 2 above on a medium + customarily used for software interchange; or, + + c) Accompany it with the information you received as to the offer + to distribute corresponding source code. (This alternative is + allowed only for noncommercial distribution and only if you + received the program in object code or executable form with such + an offer, in accord with Subsection b above.) + +The source code for a work means the preferred form of the work for +making modifications to it. For an executable work, complete source +code means all the source code for all modules it contains, plus any +associated interface definition files, plus the scripts used to +control compilation and installation of the executable. However, as a +special exception, the source code distributed need not include +anything that is normally distributed (in either source or binary +form) with the major components (compiler, kernel, and so on) of the +operating system on which the executable runs, unless that component +itself accompanies the executable. + +If distribution of executable or object code is made by offering +access to copy from a designated place, then offering equivalent +access to copy the source code from the same place counts as +distribution of the source code, even though third parties are not +compelled to copy the source along with the object code. + + 4. You may not copy, modify, sublicense, or distribute the Program +except as expressly provided under this License. Any attempt +otherwise to copy, modify, sublicense or distribute the Program is +void, and will automatically terminate your rights under this License. +However, parties who have received copies, or rights, from you under +this License will not have their licenses terminated so long as such +parties remain in full compliance. + + 5. You are not required to accept this License, since you have not +signed it. However, nothing else grants you permission to modify or +distribute the Program or its derivative works. These actions are +prohibited by law if you do not accept this License. Therefore, by +modifying or distributing the Program (or any work based on the +Program), you indicate your acceptance of this License to do so, and +all its terms and conditions for copying, distributing or modifying +the Program or works based on it. + + 6. Each time you redistribute the Program (or any work based on the +Program), the recipient automatically receives a license from the +original licensor to copy, distribute or modify the Program subject to +these terms and conditions. You may not impose any further +restrictions on the recipients' exercise of the rights granted herein. +You are not responsible for enforcing compliance by third parties to +this License. + + 7. If, as a consequence of a court judgment or allegation of patent +infringement or for any other reason (not limited to patent issues), +conditions are imposed on you (whether by court order, agreement or +otherwise) that contradict the conditions of this License, they do not +excuse you from the conditions of this License. If you cannot +distribute so as to satisfy simultaneously your obligations under this +License and any other pertinent obligations, then as a consequence you +may not distribute the Program at all. For example, if a patent +license would not permit royalty-free redistribution of the Program by +all those who receive copies directly or indirectly through you, then +the only way you could satisfy both it and this License would be to +refrain entirely from distribution of the Program. + +If any portion of this section is held invalid or unenforceable under +any particular circumstance, the balance of the section is intended to +apply and the section as a whole is intended to apply in other +circumstances. + +It is not the purpose of this section to induce you to infringe any +patents or other property right claims or to contest validity of any +such claims; this section has the sole purpose of protecting the +integrity of the free software distribution system, which is +implemented by public license practices. Many people have made +generous contributions to the wide range of software distributed +through that system in reliance on consistent application of that +system; it is up to the author/donor to decide if he or she is willing +to distribute software through any other system and a licensee cannot +impose that choice. + +This section is intended to make thoroughly clear what is believed to +be a consequence of the rest of this License. + + 8. If the distribution and/or use of the Program is restricted in +certain countries either by patents or by copyrighted interfaces, the +original copyright holder who places the Program under this License +may add an explicit geographical distribution limitation excluding +those countries, so that distribution is permitted only in or among +countries not thus excluded. In such case, this License incorporates +the limitation as if written in the body of this License. + + 9. The Free Software Foundation may publish revised and/or new versions +of the General Public License from time to time. Such new versions will +be similar in spirit to the present version, but may differ in detail to +address new problems or concerns. + +Each version is given a distinguishing version number. If the Program +specifies a version number of this License which applies to it and "any +later version", you have the option of following the terms and conditions +either of that version or of any later version published by the Free +Software Foundation. If the Program does not specify a version number of +this License, you may choose any version ever published by the Free Software +Foundation. + + 10. If you wish to incorporate parts of the Program into other free +programs whose distribution conditions are different, write to the author +to ask for permission. For software which is copyrighted by the Free +Software Foundation, write to the Free Software Foundation; we sometimes +make exceptions for this. Our decision will be guided by the two goals +of preserving the free status of all derivatives of our free software and +of promoting the sharing and reuse of software generally. + + NO WARRANTY + + 11. BECAUSE THE PROGRAM IS LICENSED FREE OF CHARGE, THERE IS NO WARRANTY +FOR THE PROGRAM, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN +OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES +PROVIDE THE PROGRAM "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED +OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF +MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS +TO THE QUALITY AND PERFORMANCE OF THE PROGRAM IS WITH YOU. SHOULD THE +PROGRAM PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, +REPAIR OR CORRECTION. + + 12. IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING +WILL ANY COPYRIGHT HOLDER, OR ANY OTHER PARTY WHO MAY MODIFY AND/OR +REDISTRIBUTE THE PROGRAM AS PERMITTED ABOVE, BE LIABLE TO YOU FOR DAMAGES, +INCLUDING ANY GENERAL, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING +OUT OF THE USE OR INABILITY TO USE THE PROGRAM (INCLUDING BUT NOT LIMITED +TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY +YOU OR THIRD PARTIES OR A FAILURE OF THE PROGRAM TO OPERATE WITH ANY OTHER +PROGRAMS), EVEN IF SUCH HOLDER OR OTHER PARTY HAS BEEN ADVISED OF THE +POSSIBILITY OF SUCH DAMAGES. + + END OF TERMS AND CONDITIONS + + How to Apply These Terms to Your New Programs + + If you develop a new program, and you want it to be of the greatest +possible use to the public, the best way to achieve this is to make it +free software which everyone can redistribute and change under these terms. + + To do so, attach the following notices to the program. It is safest +to attach them to the start of each source file to most effectively +convey the exclusion of warranty; and each file should have at least +the "copyright" line and a pointer to where the full notice is found. + + + Copyright (C) + + This program is free software; you can redistribute it and/or modify + it under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 2 of the License, or + (at your option) any later version. + + This program is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + GNU General Public License for more details. + + You should have received a copy of the GNU General Public License along + with this program; if not, write to the Free Software Foundation, Inc., + 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. + +Also add information on how to contact you by electronic and paper mail. + +If the program is interactive, make it output a short notice like this +when it starts in an interactive mode: + + Gnomovision version 69, Copyright (C) year name of author + Gnomovision comes with ABSOLUTELY NO WARRANTY; for details type `show w'. + This is free software, and you are welcome to redistribute it + under certain conditions; type `show c' for details. + +The hypothetical commands `show w' and `show c' should show the appropriate +parts of the General Public License. Of course, the commands you use may +be called something other than `show w' and `show c'; they could even be +mouse-clicks or menu items--whatever suits your program. + +You should also get your employer (if you work as a programmer) or your +school, if any, to sign a "copyright disclaimer" for the program, if +necessary. Here is a sample; alter the names: + + Yoyodyne, Inc., hereby disclaims all copyright interest in the program + `Gnomovision' (which makes passes at compilers) written by James Hacker. + + , 1 April 1989 + Ty Coon, President of Vice + +This General Public License does not permit incorporating your program into +proprietary programs. If your program is a subroutine library, you may +consider it more useful to permit linking proprietary applications with the +library. If this is what you want to do, use the GNU Lesser General +Public License instead of this License. diff --git a/src/Modules/UART/Makefile.files b/src/Modules/UART/Makefile.files new file mode 100644 index 0000000..55a3758 --- /dev/null +++ b/src/Modules/UART/Makefile.files @@ -0,0 +1,3 @@ +VHDL_SRC += Receiver.vhd ReceiverAndFifo.vhd Sender.vhd SenderAndFifo.vhd UART.vhd +VHDL_PKG += +VHDL_TB += diff --git a/src/Modules/UART/README b/src/Modules/UART/README new file mode 100644 index 0000000..80ab205 --- /dev/null +++ b/src/Modules/UART/README @@ -0,0 +1,8 @@ + Uart Component +--------------------- + +Component is a fork of the UART Component written by Marcel Eckert marcel.eckert@hsu-hh.de +at the Helmut Schmidt University in Hamburg. + +The main difference at the moment is the usage of the SimpleFifo Component as Fifos +not multiple Implementations for different FPGAs. \ No newline at end of file diff --git a/src/UART/Receiver.vhd b/src/Modules/UART/Receiver.vhd similarity index 81% rename from src/UART/Receiver.vhd rename to src/Modules/UART/Receiver.vhd index d349d85..f8091d6 100644 --- a/src/UART/Receiver.vhd +++ b/src/Modules/UART/Receiver.vhd @@ -27,15 +27,17 @@ entity Receiver is ie4BaudClkEn : in std_logic;reset : in std_logic; --! signal description asynchronous reset Rx : in STD_LOGIC; --! signal description signal for the RS232 Rx line data : out STD_LOGIC_VECTOR (7 downto 0); --! signal description last data received + parity : out std_logic; --! signal description + icEnableParity: in std_logic; --! signal description Enable reception of the parity bit ready : out STD_LOGIC); --! '0' signals receving in progress, if '1' after a previous '0' signals data available at end Receiver; architecture Behavioral of Receiver is signal z, tz : integer range 0 to 63; signal result, tresult : STD_LOGIC_VECTOR(7 downto 0); - + signal sdParity : std_logic; begin - process (z, Rx) + process (z, Rx, icEnableParity) begin if z = 0 then if (Rx ='0') then @@ -46,7 +48,8 @@ begin elsif z <= 36 then tz <= z + 1; - + elsif (z <= 40 and icEnableParity='1') then + tz <= z+1; else tz <= 0; @@ -55,11 +58,12 @@ begin tresult <= Rx & result(7 downto 1); - process (reset, iSysClk) + process (iSysClk) begin if (iSysClk'event and iSysClk = '1') then if reset = '1' then z <= 0; + sdParity <= '0'; elsif ie4BaudClkEn = '1' then z <= tz; case z is @@ -87,7 +91,14 @@ begin when 33 => result <= tresult; -- D(7) - + + when 37 => + result <= result; + if (icEnableParity='1') then + sdParity <= Rx; + else + sdParity <= '0'; + end if; -- optional TODO: add check for STOP-Bit(s) when others => result <= result; @@ -95,7 +106,8 @@ begin end if; end if; end process; - + + parity <= sdParity; data <= result; ready <= '1' when z = 0 else '0'; diff --git a/src/UART/ReceiverAndFifo.vhd b/src/Modules/UART/ReceiverAndFifo.vhd similarity index 53% rename from src/UART/ReceiverAndFifo.vhd rename to src/Modules/UART/ReceiverAndFifo.vhd index bfc14a4..527e787 100644 --- a/src/UART/ReceiverAndFifo.vhd +++ b/src/Modules/UART/ReceiverAndFifo.vhd @@ -22,20 +22,21 @@ use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity ReceiverAndFifo is + port ( - iSysClk : in std_logic; --! signal description System side clock - ieClkEn : in std_logic; + iSysClk : in std_logic; --! signal description System side clock + ieClkEn : in std_logic; ie4xBaudClkEn : in std_logic; --! signal description UART clock (4xBAUD Rate frequency!) - iReset : in std_logic; --! signal description asynchronous reset - - odDataRcvd : out std_logic_vector(7 downto 0); --! signal description data from Fifo - ocREmpty : out std_logic; --! signal description indicates that Fifo is empty - ocRFull : out std_logic; --! signal description indicates that Fifo is full - ocRAlmostE : out std_logic; --! signal description indicates that Fifo is empty to half full - ocRAlmostF : out std_logic; --! signal description indicates that Fifo is half full to full - icRReadEn : in std_logic; --! signal description get next value from Fifo (Fifo is in First Word Fall Through Mode!) - - idReceive : in std_logic --! signal description signal for the RS232 Tx line + iReset : in std_logic; --! signal description asynchronous reset + icEnableParity: in std_logic; --! signal description allow reception of parity bit + odDataRcvd : out std_logic_vector(7 downto 0); --! signal description data from Fifo + odParity : out std_logic; --! possible parity bit + ocREmpty : out std_logic; --! signal description indicates that Fifo is empty + ocRFull : out std_logic; --! signal description indicates that Fifo is full + ocRAlmostE : out std_logic; --! signal description indicates that Fifo is empty to half full + ocRAlmostF : out std_logic; --! signal description indicates that Fifo is half full to full + icRReadEn : in std_logic; --! signal description get next value from Fifo (Fifo is in First Word Fall Through Mode!) + idReceive : in std_logic --! signal description signal for the RS232 Tx line ); end ReceiverAndFifo; @@ -43,39 +44,50 @@ architecture arch of ReceiverAndFifo is component Receiver is port ( - iSysClk : in std_logic; - ie4BaudClkEn : in std_logic; - reset : in STD_LOGIC; - Rx : in STD_LOGIC; - data : out STD_LOGIC_VECTOR (7 downto 0); - ready : out STD_LOGIC); + iSysClk : in std_logic; + ie4BaudClkEn : in std_logic; + reset : in STD_LOGIC; + Rx : in STD_LOGIC; + data : out STD_LOGIC_VECTOR (7 downto 0); + parity : out std_logic; + icEnableParity: in std_logic; + ready : out STD_LOGIC); end component; - component Fifo is - port ( - iReset : in std_logic; - - iClkWrite : in std_logic; - icWriteEn : in std_logic; - - iClkRead : in std_logic; - icReadEn : in std_logic; - - idDataIn : in std_logic_vector(7 downto 0); - odDataOut : out std_logic_vector(7 downto 0); - - ocEmpty : out std_logic; - ocFull : out std_logic; - - ocAlmostE : out std_logic; - ocAlmostF : out std_logic - ); - end component; + component SimpleFifo is + generic ( + GEN_WIDTH : integer := 9; --! Data width of each data word + GEN_DEPTH : integer := 256; --! how many values can be stored in Fifo + + GEN_A_EMPTY : integer := 2; --! when is the FIFO signaled as almost empty + GEN_A_FULL : integer := 250 --! when is the FIFO signaled as almost full + + ); + port ( + icReset : in std_logic; + + icWriteClk : in std_logic; + icWe : in std_logic; + + icReadClk : in std_logic; + icReadEnable : in std_logic; + + idData : in std_logic_vector(8 downto 0); + odData : out std_logic_vector(8 downto 0); + + ocEmpty : out std_logic; + ocFull : out std_logic; + + ocAempty : out std_logic; + ocAfull : out std_logic + ); + end component; signal scRWrite : std_logic; signal scRWriteEn : std_logic; signal seRReadEn : std_logic; - signal sdDataRcvd : STD_LOGIC_VECTOR (7 downto 0); + signal sdDataRcvd : STD_LOGIC_VECTOR (8 downto 0); + signal sdParity : std_logic; signal scRcvrEmpty : std_logic; signal scRcvrFull : std_logic; @@ -90,24 +102,25 @@ begin scRWriteEn <= scRWrite and ie4xBaudClkEn; seRReadEn <= icRReadEn and ieClkEn; - rcvFifo : Fifo + rcvFifo : SimpleFifo PORT MAP( - iReset => iReset, + icReset => iReset, - iClkWrite => iSysClk, - icWriteEn => scRWriteEn, + icWriteClk => iSysClk, + icWe => scRWriteEn, - iClkRead => iSysClk, - icReadEn => seRReadEn, + icReadClk => iSysClk, + icReadEnable => seRReadEn, - idDataIn => sdDataRcvd, - odDataOut => odDataRcvd, + idData => sdDataRcvd, + odData(8 downto 1) => odDataRcvd, + odData(0) => odParity, ocEmpty => scRcvrEmpty, ocFull => scRcvrFull, - ocAlmostE => scRcvrAEmpty, - ocAlmostF => scRcvrAFull + ocAempty => scRcvrAEmpty, + ocAfull => scRcvrAFull ); ocREmpty <= scRcvrEmpty; @@ -121,10 +134,13 @@ begin ie4BaudClkEn => ie4xBaudClkEn, reset => iReset, Rx => idReceive, - data => sdDataRcvd, + data => sdDataRcvd(8 downto 1), + parity => sdDataRcvd(0), + icEnableParity => icEnableParity, ready => scReaderReady ); - + + ReceiverCtrl : process (iSysClk) begin if (rising_edge(iSysClk)) then diff --git a/src/UART/Sender.vhd b/src/Modules/UART/Sender.vhd similarity index 80% rename from src/UART/Sender.vhd rename to src/Modules/UART/Sender.vhd index 958ea02..938179d 100644 --- a/src/UART/Sender.vhd +++ b/src/Modules/UART/Sender.vhd @@ -27,15 +27,17 @@ entity Sender is iReset : in STD_LOGIC; --! signal description synchronous reset icSend : in STD_LOGIC; --! signal description force a send of idData : in STD_LOGIC_VECTOR (7 downto 0); --! signal description the data to be sent + idParity : in std_logic; --! signal description the parity bit of the data + icEnableParity:in std_logic; --! signal description enable sending of the parity bit odTransmit : out STD_LOGIC; --! signal description signal for the RS232 Tx line ocReady : out STD_LOGIC; --! signal description signals availability of the Sender (no Sending in Progress) ocSyn : out STD_LOGIC); --! signal description signals sending of first Stop Bit end Sender; architecture Behavioral of Sender is - signal temp, tnext :STD_LOGIC_VECTOR(11 downto 0); + signal temp, tnext :STD_LOGIC_VECTOR(12 downto 0); - type StateType is (WAITING, INIT, HIGH, START, DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, STOP1, STOP2); + type StateType is (WAITING, INIT, HIGH, START, DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, PARITY, STOP1, STOP2); signal state : StateType; begin process(iSysClk) @@ -53,7 +55,11 @@ begin case state is when WAITING => if (icSend = '1') then - temp <= "11" & idData & "01"; + if (icEnableParity = '1') then + temp <= "11" & idParity & idData & "01"; + else + temp <= "111" & idData & "01"; + end if; state <= INIT; else state <= WAITING; @@ -90,7 +96,14 @@ begin state <= DATA7; when DATA7 => - state <= STOP1; + if (icEnableParity = '1') then + state <= PARITY; + else + state <= STOP1; + end if; + + when PARITY => + state <= STOP1; when STOP1 => state <= STOP2; @@ -104,7 +117,7 @@ begin end if; end process; - tnext <= '1' & temp(11 downto 1); + tnext <= '1' & temp(12 downto 1); ocReady <= '1' when state = WAITING else '0'; diff --git a/src/UART/SenderAndFifo.vhd b/src/Modules/UART/SenderAndFifo.vhd similarity index 71% rename from src/UART/SenderAndFifo.vhd rename to src/Modules/UART/SenderAndFifo.vhd index e3079a5..7d53785 100644 --- a/src/UART/SenderAndFifo.vhd +++ b/src/Modules/UART/SenderAndFifo.vhd @@ -32,6 +32,8 @@ entity SenderAndFifo is icSend : in std_logic; --! signal description add data to Fifo (Enable Signal) idDataSend : in std_logic_vector(7 downto 0); --! signal description data to be added to the Fifo + idParity : in std_logic; --! signal description the parity bit for the data + icEnableParity: in std_logic; --! signal description enable the sending of the parity bit ocSEmpty : out std_logic; --! signal description indicates that Fifo is empty ocSFull : out std_logic; --! signal description indicates that Fifo is full ocSAlmostE : out std_logic; --! signal description indicates that Fifo is empty to half full @@ -49,36 +51,46 @@ architecture arch of SenderAndFifo is iReset : in STD_LOGIC; icSend : in STD_LOGIC; idData : in STD_LOGIC_VECTOR (7 downto 0); + idParity : in std_logic; + icEnableParity:in std_logic; odTransmit : out STD_LOGIC; ocReady : out STD_LOGIC; ocSyn : out STD_LOGIC); end component; - component Fifo is - port ( - iReset : in std_logic; - - iClkWrite : in std_logic; - icWriteEn : in std_logic; - - iClkRead : in std_logic; - icReadEn : in std_logic; - - idDataIn : in std_logic_vector(7 downto 0); - odDataOut : out std_logic_vector(7 downto 0); - - ocEmpty : out std_logic; - ocFull : out std_logic; - - ocAlmostE : out std_logic; - ocAlmostF : out std_logic - ); - end component; + component SimpleFifo is + generic ( + GEN_WIDTH : integer := 9; --! Data width of each data word + GEN_DEPTH : integer := 256; --! how many values can be stored in Fifo + + GEN_A_EMPTY : integer := 2; --! when is the FIFO signaled as almost empty + GEN_A_FULL : integer := 250 --! when is the FIFO signaled as almost full + + ); + port ( + icReset : in std_logic; + + icWriteClk : in std_logic; + icWe : in std_logic; + + icReadClk : in std_logic; + icReadEnable : in std_logic; + + idData : in std_logic_vector(8 downto 0); + odData : out std_logic_vector(8 downto 0); + + ocEmpty : out std_logic; + ocFull : out std_logic; + + ocAempty : out std_logic; + ocAfull : out std_logic + ); + end component; signal scSenderRead : std_logic; signal scSenderReadEn : std_logic; - signal sdDataToSend : STD_LOGIC_VECTOR (7 downto 0); + signal sdDataToSend : STD_LOGIC_VECTOR (8 downto 0); signal scSenderEmpty : std_logic; signal scSenderFull : std_logic; signal scSenderAEmpty : std_logic; @@ -93,31 +105,35 @@ architecture arch of SenderAndFifo is signal seSend : std_logic; + signal sdFifoDataIn : std_logic_vector(8 downto 0); + begin scSenderReadEn <= scSenderRead and ieBaudClkEn; seSend <= icSend and ieClkEn; - sendFifo : Fifo + sendFifo : SimpleFifo PORT MAP( - iReset => iReset, + icReset => iReset, - iClkWrite => iSysClk, - icWriteEn => seSend, + icWriteClk => iSysClk, + icWe => seSend, - iClkRead => iSysClk, - icReadEn => scSenderReadEn, + icReadClk => iSysClk, + icReadEnable => scSenderReadEn, - idDataIn => idDataSend, - odDataOut => sdDataToSend, + idData => sdFifoDataIn, + odData => sdDataToSend, ocEmpty => scSenderEmpty, ocFull => scSenderFull, - ocAlmostE => scSenderAEmpty, - ocAlmostF => scSenderAFull + ocAempty => scSenderAEmpty, + ocAfull => scSenderAFull ); - + + sdFifoDataIn <= idDataSend & idParity; + ocSEmpty <= scSenderEmpty; ocSFull <= scSenderFull; ocSAlmostE <= scSenderAEmpty; @@ -129,7 +145,9 @@ begin ieBaudClkEn => ieBaudClkEn, iReset => iReset, icSend => scSenderSendReq, - idData => sdDataToSend, + idData => sdDataToSend(8 downto 1), + idParity => sdDataToSend(0), + icEnableParity=>icEnableParity, odTransmit => odTransmit, ocReady => scSenderReady, ocSyn => scSyn diff --git a/src/UART/UART.vhd b/src/Modules/UART/UART.vhd similarity index 94% rename from src/UART/UART.vhd rename to src/Modules/UART/UART.vhd index 6979f3a..079604a 100644 --- a/src/UART/UART.vhd +++ b/src/Modules/UART/UART.vhd @@ -29,9 +29,10 @@ entity UART is iReset : in std_logic; icBaudLExt : in integer := 0; - + icEnableParity : in std_logic := '0'; icSend : in std_logic; idDataSend : in std_logic_vector(7 downto 0); + idParity : in std_logic := '0'; ocSEmpty : out std_logic; ocSFull : out std_logic; ocSAlmostE : out std_logic; @@ -40,6 +41,7 @@ entity UART is odTransmit : out std_logic; odDataRcvd : out std_logic_vector(7 downto 0); + odParity : out std_logic; ocREmpty : out std_logic; ocRFull : out std_logic; ocRAlmostE : out std_logic; @@ -90,9 +92,10 @@ architecture arch of UART is ieClkEn : in std_logic; ieBaudClkEn : in std_logic; iReset : in std_logic; - icSend : in std_logic; idDataSend : in std_logic_vector(7 downto 0); + idParity : in std_logic; + icEnableParity : in std_logic; ocSEmpty : out std_logic; ocSFull : out std_logic; ocSAlmostE : out std_logic; @@ -110,6 +113,8 @@ architecture arch of UART is iReset : in std_logic; odDataRcvd : out std_logic_vector(7 downto 0); + odParity : out std_logic; + icEnableParity:in std_logic; ocREmpty : out std_logic; ocRFull : out std_logic; ocRAlmostE : out std_logic; @@ -189,7 +194,9 @@ end generate; iReset => iReset, icSend => icSend, + icEnableParity=> icEnableParity, idDataSend => idDataSend, + idParity => idParity, ocSEmpty => ocSEmpty, ocSFull => ocSFull, ocSAlmostE => ocSAlmostE, @@ -205,7 +212,9 @@ end generate; ie4xBaudClkEn => se4BaudReceiver, iReset => iReset, + icEnableParity=>icEnableParity, odDataRcvd => odDataRcvd, + odParity => odParity, ocREmpty => ocREmpty, ocRFull => ocRFull, ocRAlmostE => ocRAlmostE, diff --git a/src/UART/Fifo.vhd b/src/UART/Fifo.vhd deleted file mode 100644 index 8e0aa19..0000000 --- a/src/UART/Fifo.vhd +++ /dev/null @@ -1,84 +0,0 @@ --------------------------------------------------------------------------------- --- Entity: Fifo --------------------------------------------------------------------------------- --- Copyright ... 2011 --- Filename : Fifo.vhd --- Creation date : 2011-05-27 --- Author(s) : marcel --- Version : 1.00 --- Description : --------------------------------------------------------------------------------- --- File History: --- Date Version Author Comment --- 2011-05-27 1.00 marcel Creation of File --------------------------------------------------------------------------------- - -library ieee; -use ieee.std_logic_1164.all; -use ieee.std_logic_unsigned.all; - -Library UNISIM; -use UNISIM.vcomponents.all; - -entity Fifo is - port ( - iReset : in std_logic; - - iClkWrite : in std_logic; - icWriteEn : in std_logic; - - iClkRead : in std_logic; - icReadEn : in std_logic; - - idDataIn : in std_logic_vector(7 downto 0); - odDataOut : out std_logic_vector(7 downto 0); - - ocEmpty : out std_logic; - ocFull : out std_logic; - - ocAlmostE : out std_logic; - ocAlmostF : out std_logic - ); -end Fifo; - -architecture arch of Fifo is - signal sdDataOut : std_logic_vector(31 downto 0); - signal sdDataIn : std_logic_vector(31 downto 0); -begin - - FIFO36_inst : FIFO36 - generic map ( - ALMOST_FULL_OFFSET => X"0080", -- Sets almost full threshold - ALMOST_EMPTY_OFFSET => X"0080", -- Sets the almost empty threshold - DATA_WIDTH => 9, -- Sets data width to 4, 9, 18, or 36 - DO_REG => 1, -- Enable output register ( 0 or 1) - -- Must be 1 if the EN_SYN = FALSE - EN_SYN => FALSE, -- Specified FIFO as Asynchronous (FALSE) or - -- Synchronous (TRUE) - FIRST_WORD_FALL_THROUGH => TRUE, -- Sets the FIFO FWFT to TRUE or FALSE - SIM_MODE => "FAST") -- Simulation: "SAFE" vs "FAST", see "Synthesis and Simulation - -- Design Guide" for details - port map ( - ALMOSTEMPTY => ocAlmostE, -- 1-bit almost empty output flag - ALMOSTFULL => ocAlmostF, -- 1-bit almost full output flag - DO => sdDataOut, -- 32-bit data output - DOP => open, -- 4-bit parity data output - EMPTY => ocEmpty, -- 1-bit empty output flag - FULL => ocFull, -- 1-bit full output flag - RDCOUNT => open, -- 13-bit read count output - RDERR => open, -- 1-bit read error output - WRCOUNT => open, -- 13-bit write count output - WRERR => open, -- 1-bit write error - DI => sdDataIn, -- 32-bit data input - DIP => "1111", -- 4-bit parity input - RDCLK => iClkRead, -- 1-bit read clock input - RDEN => icReadEn, -- 1-bit read enable input - RST => iReset, -- 1-bit reset input - WRCLK => iClkWrite, -- 1-bit write clock input - WREN => icWriteEn -- 1-bit write enable input - ); - - odDataOut <= sdDataOut(7 downto 0); - sdDataIn <= X"000000" & idDataIn; -end arch; - diff --git a/src/UART/FifoS3e.vhd b/src/UART/FifoS3e.vhd deleted file mode 100644 index 849e109..0000000 --- a/src/UART/FifoS3e.vhd +++ /dev/null @@ -1,78 +0,0 @@ --------------------------------------------------------------------------------- --- Entity: Fifo --------------------------------------------------------------------------------- --- Copyright ... 2011 --- Filename : Fifo.vhd --- Creation date : 2011-05-27 --- Author(s) : marcel --- Version : 1.00 --- Description : --------------------------------------------------------------------------------- --- File History: --- Date Version Author Comment --- 2011-05-27 1.00 marcel Creation of File --------------------------------------------------------------------------------- - -library ieee; -use ieee.std_logic_1164.all; -use ieee.std_logic_unsigned.all; - -Library UNISIM; -use UNISIM.vcomponents.all; - -entity Fifo is - port ( - iReset : in std_logic; - - iClkWrite : in std_logic; - icWriteEn : in std_logic; - - iClkRead : in std_logic; - icReadEn : in std_logic; - - idDataIn : in std_logic_vector(7 downto 0); - odDataOut : out std_logic_vector(7 downto 0); - - ocEmpty : out std_logic; - ocFull : out std_logic; - - ocAlmostE : out std_logic; - ocAlmostF : out std_logic - ); -end Fifo; - -architecture arch of Fifo is - component fifo_generator_v7_2 - port ( - rst: in std_logic; - wr_clk: in std_logic; - rd_clk: in std_logic; - din: in std_logic_vector(7 downto 0); - wr_en: in std_logic; - rd_en: in std_logic; - dout: out std_logic_vector(7 downto 0); - full: out std_logic; - almost_full: out std_logic; - empty: out std_logic; - almost_empty: out std_logic); - end component; - -begin - - fifo_generator_v7_2_0 : fifo_generator_v7_2 - port map ( - rst => iReset, - wr_clk => iClkWrite, - rd_clk => iClkRead, - din => idDataIn, - wr_en => icWriteEn, - rd_en => icReadEn, - dout => odDataOut, - full => ocFull, - almost_full => ocAlmostF, - empty => ocEmpty, - almost_empty => ocAlmostE - ); - -end arch; - diff --git a/src/UART/FifoS6.vhd b/src/UART/FifoS6.vhd deleted file mode 100644 index 319bb0b..0000000 --- a/src/UART/FifoS6.vhd +++ /dev/null @@ -1,79 +0,0 @@ --------------------------------------------------------------------------------- --- Entity: Fifo --------------------------------------------------------------------------------- --- Copyright ... 2011 --- Filename : Fifo.vhd --- Creation date : 2011-05-27 --- Author(s) : marcel --- Version : 1.00 --- Description : --------------------------------------------------------------------------------- --- File History: --- Date Version Author Comment --- 2011-05-27 1.00 marcel Creation of File --------------------------------------------------------------------------------- - -library ieee; -use ieee.std_logic_1164.all; -use ieee.std_logic_unsigned.all; - -Library UNISIM; -use UNISIM.vcomponents.all; - -entity Fifo is - port ( - iReset : in std_logic; - - iClkWrite : in std_logic; - icWriteEn : in std_logic; - - iClkRead : in std_logic; - icReadEn : in std_logic; - - idDataIn : in std_logic_vector(7 downto 0); - odDataOut : out std_logic_vector(7 downto 0); - - ocEmpty : out std_logic; - ocFull : out std_logic; - - ocAlmostE : out std_logic; - ocAlmostF : out std_logic - ); -end Fifo; - -architecture arch of Fifo is - component FifoS6 IS - PORT ( - wr_clk : IN STD_LOGIC; - rst : IN STD_LOGIC; - rd_clk : IN STD_LOGIC; - din : IN STD_LOGIC_VECTOR(7 DOWNTO 0); - wr_en : IN STD_LOGIC; - rd_en : IN STD_LOGIC; - dout : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); - full : OUT STD_LOGIC; - almost_full : OUT STD_LOGIC; - empty : OUT STD_LOGIC; - almost_empty : OUT STD_LOGIC - ); - END component; - -begin - - FifoS6_0 : FifoS6 - port map ( - rst => iReset, - wr_clk => iClkWrite, - rd_clk => iClkRead, - din => idDataIn, - wr_en => icWriteEn, - rd_en => icReadEn, - dout => odDataOut, - full => ocFull, - almost_full => ocAlmostF, - empty => ocEmpty, - almost_empty => ocAlmostE - ); - -end arch; - diff --git a/src/UART/Makefile.files b/src/UART/Makefile.files deleted file mode 100644 index a9e0473..0000000 --- a/src/UART/Makefile.files +++ /dev/null @@ -1,14 +0,0 @@ -ifeq ($(FPGA_FAMILY),spartan6) - VHDL_SRC += FifoS6.vhd -else -ifeq ($(FPGA_FAMILY),spartan3e) - VHDL_SRC += FifoS3e.vhd -else - VHDL_SRC += Fifo.vhd -endif -endif - - -VHDL_SRC += Receiver.vhd ReceiverAndFifo.vhd Sender.vhd SenderAndFifo.vhd UART.vhd -VHDL_PKG += -VHDL_TB +=