2013-07-02 22:32:18 +02:00
|
|
|
VHDL_PKG += src/cpupkg.vhd
|
2013-07-02 23:25:46 +02:00
|
|
|
VHDL_TB += src/TBRechner.vhd
|
2014-01-07 21:33:36 +01:00
|
|
|
VHDL_SRC += src/RegFile.vhd src/CPU.vhd src/MemInterface.vhd src/FetchDecode.vhd src/ALU.vhd src/RAM.vhd
|
2014-02-08 21:44:12 +01:00
|
|
|
VHDL_SRC += src/ControlUnit.vhd src/MMIO_Uart.vhd src/clkDivider.vhd src/ClkEnable.vhd src/MemoryMapper.vhd
|
|
|
|
VHDL_SRC += src/SOC.vhd
|
|
|
|
|
|
|
|
ifeq ($(BOARD_TARGET), spartan3e)
|
|
|
|
VHDL_SRC += src/top_spartan3e.vhd
|
2014-02-08 22:48:17 +01:00
|
|
|
else
|
|
|
|
ifeq ($(BOARD_TARGET), ml505)
|
|
|
|
VHDL_SRC += src/top_ml505.vhd
|
2014-02-08 21:44:12 +01:00
|
|
|
else
|
|
|
|
VHDL_SRC += src/top_generic.vhd
|
2014-02-08 22:48:17 +01:00
|
|
|
endif
|
2014-02-08 21:44:12 +01:00
|
|
|
endif
|