37 lines
1.2 KiB
BibTeX
37 lines
1.2 KiB
BibTeX
@article{Meyer0,
|
|
author = {Meyer, Dominik and Klauer, Bernd},
|
|
title = {Multicore reconfiguration platform an alternative to RAMPSoC},
|
|
journal = {SIGARCH Comput. Archit. News},
|
|
issue_date = {September 2011},
|
|
volume = {39},
|
|
number = {4},
|
|
month = dec,
|
|
year = {2011},
|
|
issn = {0163-5964},
|
|
pages = {102--103},
|
|
numpages = {2},
|
|
url = {http://doi.acm.org/10.1145/2082156.2082185},
|
|
doi = {10.1145/2082156.2082185},
|
|
acmid = {2082185},
|
|
publisher = {ACM},
|
|
address = {New York, NY, USA},
|
|
}
|
|
|
|
@phdthesis{Meyer2,
|
|
author = {Dominik Meyer},
|
|
title = {Multicore Reconfiguration Platform - A Research and Evaluation
|
|
FPGA Framework for Runtime Reconfigurable Systems},
|
|
school = {Helmut-Schmidt-Universität },
|
|
year = {2015},
|
|
address = {Holstenhofweg 85, 22043 Hamburg},
|
|
language = {eng},
|
|
}
|
|
|
|
@Unpublished{Meyer1,
|
|
author = {Meyer, Dominik and Haase, Jan and Eckert, Marcel and Klauer, Bernd},
|
|
title = {Clock Speed Optimization of Partial Runtime Reconfigurable Systems by Signal Latency Measurement},
|
|
note = {submitted for publication at the International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies},
|
|
year = {2015},
|
|
month = jun
|
|
}
|