94 lines
5.6 KiB
BibTeX
94 lines
5.6 KiB
BibTeX
@incollection{os:reconos,
|
|
title={Reconos: An operating system for dynamically reconfigurable hardware},
|
|
author={L{\"u}bbers, Enno and Platzner, Marco},
|
|
booktitle={Dynamically Reconfigurable Systems},
|
|
pages={269--290},
|
|
year={2010},
|
|
publisher={Springer}
|
|
}
|
|
@ARTICLE{os:reconos2,
|
|
author={Agne, A. and Happe, M. and Keller, A. and Lubbers, E. and Plattner, B. and Platzner, M. and Plessl, C.},
|
|
journal={Micro, IEEE},
|
|
title={ReconOS: An Operating System Approach for Reconfigurable Computing},
|
|
year={2014},
|
|
volume={34},
|
|
number={1},
|
|
pages={60-71},
|
|
abstract={The ReconOS operating system for reconfigurable computing offers a unified multithreaded programming model and OS services for threads executing in software and threads mapped to reconfigurable hardware. The OS interface lets hardware threads interact with software threads using well-known mechanisms such as semaphores, mutexes, condition variables, and message queues. By semantically integrating hardware accelerators into a standard OS environment, ReconOS allows for rapid design-space exploration, supports a structured application development process, and improves the portability of applications between different reconfigurable computing systems.},
|
|
keywords={multi-threading;operating systems (computers);reconfigurable architectures;software portability;structured programming;OS services;ReconOS;design-space exploration;hardware accelerators;operating system;reconfigurable computing systems;reconfigurable hardware;structured application development process;thread mapping;unified multithreaded programming model;Computational modeling;Message systems;Operating systems;Programming;Reconfigurable architecturese;Synchronization;multithreading;operating system;reconfigurable computing},
|
|
doi={10.1109/MM.2013.110},
|
|
ISSN={0272-1732},
|
|
month={Jan},}
|
|
|
|
|
|
@article{os:embedded,
|
|
title={Embedded Linux platform for data acquisition systems},
|
|
author={Patel, Jigneshkumar J and Reddy, Nagaraj and Kumari, Praveena and Rajpal, Rachana and Pujara, Harshad and Jha, R and Kalappurakkal, Praveen},
|
|
journal={Fusion Engineering and Design},
|
|
volume={89},
|
|
number={5},
|
|
pages={684--688},
|
|
year={2014},
|
|
publisher={Elsevier}
|
|
}
|
|
|
|
@article{os:r3tos,
|
|
title={R3TOS: a novel reliable reconfigurable real-time operating system for highly adaptive, efficient, and dependable computing on FPGAs},
|
|
author={Iturbe, Xabier and Benkrid, Khaled and Hong, Chuan and Ebrahim, Ali and Torrego, Raul and Martinez, Israel and Arslan, Tughrul and Perez, JM},
|
|
journal={Computers, IEEE Transactions on},
|
|
volume={62},
|
|
number={8},
|
|
pages={1542--1556},
|
|
year={2013},
|
|
publisher={IEEE}
|
|
}
|
|
|
|
@inproceedings{os:capos,
|
|
title={CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures},
|
|
author={G{\"o}hringer, Diana and H{\"u}bner, Michael and Zeutebouo, Etienne Nguepi and Becker, J{\"u}rgen},
|
|
booktitle={Parallel \& Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on},
|
|
pages={1--8},
|
|
year={2010},
|
|
organization={IEEE}
|
|
}
|
|
|
|
@INPROCEEDINGS{os:usability,
|
|
author={Kwok-Hay So, H. and Brodersen, R.W.},
|
|
booktitle={Field Programmable Logic and Applications, 2006. FPL '06. International Conference on},
|
|
title={Improving Usability of FPGA-Based Reconfigurable Computers Through Operating System Support},
|
|
year={2006},
|
|
pages={1-6},
|
|
keywords={Linux;field programmable gate arrays;hardware-software codesign;operating system kernels;reconfigurable architectures;BORPH operating system;FPGA resources;FPGA-based reconfigurable computers;Linux operating system;general file system support;hardware processes;high-level applications;kernel support;software-hardware designs;virtual file system;Acceleration;Application software;Bioinformatics;Digital signal processing;Field programmable gate arrays;File systems;Hardware;Operating systems;Speech recognition;Usability},
|
|
doi={10.1109/FPL.2006.311236},
|
|
month={Aug},}
|
|
|
|
@misc{os:wiki:Linux,
|
|
author = "Wikipedia",
|
|
title = "Linux --- Wikipedia{,} The Free Encyclopedia",
|
|
year = "2016",
|
|
month = "January",
|
|
day = "31",
|
|
urldate = {2016-01-31},
|
|
url = {http://en.wikipedia.org/w/index.php?title=Linux&oldid=597293747},
|
|
}
|
|
|
|
@INPROCEEDINGS{os:dyract,
|
|
author={Vipin, K. and Fahmy, S.A.},
|
|
booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on},
|
|
title={DyRACT: A partial reconfiguration enabled accelerator and test platform},
|
|
year={2014},
|
|
pages={1-7},
|
|
keywords={application program interfaces;field programmable gate arrays;peripheral interfaces;API;DyRACT;PCIe interface;PR management logic;PR-enabled FPGA platform;data transfer;field programmable gate arrays;high level functions;partial reconfiguration enabled accelerator;static region;test platform;user modules;Clocks;Data transfer;Field programmable gate arrays;Hardware;Registers;Software;Throughput},
|
|
doi={10.1109/FPL.2014.6927507},
|
|
month={Sept},}
|
|
|
|
@INPROCEEDINGS{os:riffa20,
|
|
author={Jacobsen, M. and Kastner, R.},
|
|
booktitle={Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on},
|
|
title={RIFFA 2.0: A reusable integration framework for FPGA accelerators},
|
|
year={2013},
|
|
pages={1-8},
|
|
keywords={field programmable gate arrays;logic design;synchronisation;C/C++;FPGA accelerated applications;FPGA accelerators;FPGA cores;Java;Linux operating system;PCIe link configurations;Python bindings;RIFFA 2.0;Windows operating system;Xilinx FPGA;acceleration platform;commodity CPU;data transfers;open source;reusable integration framework;synchronization;system bus;Acceleration;Clocks;Field programmable gate arrays;Hardware;Protocols;Software;Workstations},
|
|
doi={10.1109/FPL.2013.6645504},
|
|
month={Sept},}
|