ADD: new publications

aps.bib

@@ -1,3 +1,30 @@
+@inproceedings{Shahabuddin2017,
+	title = "ASIP design for multiuser MIMO broadcast precoding",
+	DOI = "10.1109/EuCNC.2017.7980691",
+	year = "2017",
+	booktitle = "2017 European Conference on Networks and Communications (EuCNC)",
+	pages = "1--4",
+	author = "Shahabuddin, Shahriar and Silvén, Olli and Juntti, Markku",
+	abstract = "This paper presents an application-specific instruction-set processor (ASIP) for multiuser multiple-input multiple-output (MU-MIMO) broadcast precoding. The ASIP is designed for a base station (BS) with four antennas to perform user scheduling and precoding. Transport triggered architecture (TTA) is used as the processor template and high level language is used to program the ASIP. Several special function units (SFU) are designed to accelerate norm-based greedy user scheduling and minimum-mean square error (MMSE) precoding. We also program zero forcing dirty paper coding (ZF-DPC) to demonstrate the reusability of the ASIP. A single core provides a throughput of 52.17 Mbps for MMSE precoding and takes an area of 87.53 kgates at 200 MHz on 90 nm technology.",
+	file = "MOVE: A Framework for High-Performance Processor Design-07980691.pdf:http://blackhole.federationhq.de/wikindxindex.php?action=attachments{\_}ATTACHMENTS{\_}CORE{\&}method=downloadAttachment{\&}id=13{\&}resourceId=37{\&}filename=a5f894ceb4b9d293397e935fd5595bb0b3806eea:pdf"
+}
+
+@article{Shahbazi2017,
+	title = "Design and implementation of an ASIP-based cryptography processor for AES, IDEA, and MD5",
+	ISSN = "2215-0986",
+	DOI = "https://doi.org/10.1016/j.jestch.2017.07.002",
+	volume = "20",
+	number = "4",
+	year = "2017",
+	URL = "https://www.sciencedirect.com/science/article/pii/S2215098617300885",
+	journal = "Engineering Science and Technology, an International Journal",
+	pages = "1308--1317",
+	author = "Shahbazi, Karim and Eshghi, Mohammad and Mirzaee, Reza Faghih",
+	abstract = "In this paper, a new 32-bit ASIP-based crypto processor for AES, IDEA, and MD5 is designed. The instruction-set consists of both general purpose and specific instructions for the above cryptographic algorithms. The proposed architecture has nine function units and two data buses. It has also two types of 32-bit instruction formats for executing Memory Reference (M.R.), Register Reference (R.R.), and Input/Output Reference (I/O R.) instructions. The maximum achieved frequency is 166.916MHz. The encoded output results of the encryption process of a 128-bit input block are obtained after 122, 146 and 170 clock cycles for AES-128, AES-192, and AES-256, respectively. Moreover, it takes 95 clock cycles to encrypt or decrypt a 64-bit input block by using IDEA. Finally, the MD5 hash algorithm requires 469 clock cycles to generate the coded outputs for a block of 512bits. The performance of the proposed processor is compared to some previous and state-of-the-art implementations in terms of speed, latency, throughput, and flexibility.",
+	file = "MOVE: A Framework for High-Performance Processor Design-1-s2.0-S2215098617300885-main.pdf:http://blackhole.federationhq.de/wikindxindex.php?action=attachments{\_}ATTACHMENTS{\_}CORE{\&}method=downloadAttachment{\&}id=12{\&}resourceId=36{\&}filename=df4677a0755cfe1d4c8470892cefeac1e4147f43:pdf",
+	keywords = "ASIP,AES,Crypto Processor,IDEA,MD5"
+}
+
 @inproceedings{Arnold2001,
 	title = "Designing Domain-Specific Processors",
 	ISBN = "1581133642",

hardware-bugs.bib

@@ -0,0 +1,89 @@
+@report{split-spectre,
+  title = {Let’s Not Speculate: Discovering and Analyzing Speculative Execution Attacks},
+  author = {Andrea Mambretti and
+             Matthias Neugschwandtner and
+             Alessandro Sorniotti and
+             Engin Kirda and
+             William Robertson and Anil Kurmus},
+  url = {https://ibm.co/2UjtNoz},
+  month={Dec},
+  year={2018}
+}
+
+
+@article{spectre,
+  author    = {Paul Kocher and
+               Daniel Genkin and
+               Daniel Gruss and
+               Werner Haas and
+               Mike Hamburg and
+               Moritz Lipp and
+               Stefan Mangard and
+               Thomas Prescher and
+               Michael Schwarz and
+               Yuval Yarom},
+  title     = {Spectre Attacks: Exploiting Speculative Execution},
+  journal   = {CoRR},
+  volume    = {abs/1801.01203},
+  year      = {2018},
+  url       = {http://arxiv.org/abs/1801.01203},
+  archivePrefix = {arXiv},
+  eprint    = {1801.01203},
+  timestamp = {Mon, 13 Aug 2018 16:48:36 +0200},
+  biburl    = {https://dblp.org/rec/bib/journals/corr/abs-1801-01203},
+  bibsource = {dblp computer science bibliography, https://dblp.org}
+}
+
+@article{meltdown,
+  author    = {Moritz Lipp and
+               Michael Schwarz and
+               Daniel Gruss and
+               Thomas Prescher and
+               Werner Haas and
+               Stefan Mangard and
+               Paul Kocher and
+               Daniel Genkin and
+               Yuval Yarom and
+               Mike Hamburg},
+  title     = {Meltdown},
+  journal   = {CoRR},
+  volume    = {abs/1801.01207},
+  year      = {2018},
+  url       = {http://arxiv.org/abs/1801.01207},
+  archivePrefix = {arXiv},
+  eprint    = {1801.01207},
+  timestamp = {Mon, 13 Aug 2018 16:47:39 +0200},
+  biburl    = {https://dblp.org/rec/bib/journals/corr/abs-1801-01207},
+  bibsource = {dblp computer science bibliography, https://dblp.org}
+}
+
+@article{spectre2,
+  author = {Claudio Canella and
+            Jo Van Bulck and
+            Michael Schwarz and
+            Moritz Lipp and
+            Benjamin von Berg and
+            Philipp Ortner and
+            Frank Piessens and
+            Dmitry Evtyushkin and
+            Daniel Gruss},
+  title  = {A Systematic Evaluation of Transient Execution Attacks and Defenses},
+  journal = {CoRR},
+  year = {2018},
+  month = {November},
+  valume = {abs/1811.05441},
+  url  = {https://arxiv.org/abs/1811.05441},
+  archivePrefix = {arXiv},
+  eprint    = {1811.05441},
+  timestamp = {Fri, 16 Nov 2018 08:44:39 +0200}
+}
+
+
+@article{spectre-ng,
+  title={Spectre-NG, an avalanche of attacks},
+  author={Sternberger, Marius},
+  journal={Advanced Microkernel Operating Systems},
+  url    ={https://www.cs.hs-rm.de/~kaiser/events/wamos2018/wamos18-proceedings.pdf#page=23},
+  pages={21},
+  year={2018}
+}

publications_dmeyer.bib

@@ -148,3 +148,13 @@ month={6},
   year = {2016},
   month = {July},
 }
+
+@inproceedings{Meyer2019,
+	title = "HDL FSM Code Generation Using a MIPS-based Assembler",
+	year = "2019",
+	booktitle = "2019 IEEE 28th International Symposium on Industrial Electronics (ISIE)",
+	pages = "1351--1356",
+	author = "Meyer, Dominik and Eckert, Marcel and Klauer, Bernd and Haase, Jan",
+	publisher = "IEEE",
+	keywords = "pub2"
+}